artin/CyberChef
1
0
Fork 0
mirror of https://github.com/gchq/CyberChef.git synced 2026-02-06 15:16:48 +00:00
Code Issues Packages Projects Releases Wiki Activity

use aam, aad and salc

Browse Source 
they're no `aadb` nor `aamb` instructions, also 0xd6 is the undocumented `salc` instruction
This commit is contained in:
Elisha Hollander 2026-02-05 23:55:59 +02:00 committed by GitHub
parent 0cf7bcaddc
commit acccd75e7d
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 1 additions and 31 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

32
src/core/vendor/DisassembleX86-64.mjs vendored
View File

@ -246,7 +246,7 @@ const Mnemonics = [
["ROL","ROR","RCL","RCR","SHL","SHR","SAL","SAR"],
["ROL","ROR","RCL","RCR","SHL","SHR","SAL","SAR"],
["ROL","ROR","RCL","RCR","SHL","SHR","SAL","SAR"],
"AAMB","AADB","???",
"AAM","AAD","SALC",
"XLAT",
/*------------------------------------------------------------------------------------------------------------------------
X87 FPU.
@ -4751,36 +4751,6 @@ function DecodePrefixAdjustments()
return(null);
}
}
//The L1OM vector prefix settings decoding.
if( Opcode === 0xD6 )
{
//-------------------------------------------------------------------------------------------------------------------------
Opcode = BinCode[CodePos]; //read L1OM byte settings.
NextByte(); //Move to the next byte.
//-------------------------------------------------------------------------------------------------------------------------
Opcode |= ( BinCode[CodePos] << 8 ); //Read next L1OM byte settings.
NextByte(); //Move to the next byte.
//-------------------------------------------------------------------------------------------------------------------------
WidthBit = SIMD & 1;
VectorRegister = ( Opcode & 0xF800 ) >> 11;
RoundMode = VectorRegister >> 3;
MaskRegister = ( Opcode & 0x0700 ) >> 8;
HInt_ZeroMerg = ( Opcode & 0x0080 ) >> 7;
ConversionMode = ( Opcode & 0x0070 ) >> 4;
RegExtend = ( Opcode & 0x000C ) << 1;
BaseExtend = ( Opcode & 0x0003 ) << 3;
IndexExtend = ( Opcode & 0x0002 ) << 2;
//-------------------------------------------------------------------------------------------------------------------------
Opcode = 0x700 | BinCode[CodePos]; //read the 8 bit opcode.
NextByte(); //Move to the next byte.
//-------------------------------------------------------------------------------------------------------------------------
return(null);
}
//Only decode L1OM instead of MVEX/EVEX if L1OM compatibility mode is set.